

BULK-DRIVEN CURRENT CONVEYER BASED- CMOS ANALOG MULTIPLIER

Mohammad Biabanifard¹, S.Mehdi Largani², Ali Biabanifard³, Javad Hosseini⁴

^{1,2} Signal processing Laboratory, Iran analog research group, Tehran, Iran

^{3,4} Microelectronics Laboratory, Iran analog research group, Tehran, Iran

ABSTRACT

Bulk-driven technique has been verified to be a promising candidate in the area of low-voltage lowpower techniques. In this paper, current conveyer based-multiplier utilizing bulk-driven technique has been proposed. The proposed circuit was implemented based on CMOS technology to put a step forward in the field of low-voltage low-power applications. The circuit has been simulated at ± 0.4 V supply voltage and total power dissipation $60.8 \mu\text{W}$. The simulation results have been included to prove the theoretical consideration.

KEYWORDS

CMOS, Multiplier, Current Conveyer, Low-Power & Low Voltage

1. INTRODUCTION

Since a low voltage operating circuit becomes essential demand particularly in the case of portable devices, the current-mode technique is ideally suited for this purpose, more so than voltage-mode. Current-mode has many advantages such as, larger dynamic range, higher signal bandwidth, greater linearity, simpler circuitry and lower power consumption [1]. Admittedly, bulk-driven (BD) principle has paved the way during recent years for low-voltage low-power applications [2-4]. In a conventional gate-driven (GD) MOSFET, the current is acquired when the gate-source voltage overcomes the threshold voltage. While in bulk-driven MOSFET, gate source voltage remains constant and the input signal is applied at the bulk terminal. Functionally seen, a bulk driven MOSFET is equivalent to the depletion type device JFET. Since BD is a depletion-type device, it can work under negative, zero, or even slightly positive biasing conditions [5], [6].

The bulk-driven technique has a few drawbacks, the most important of which is that the bulk transconductance g_{mb} is (3 to 4) times smaller than the gate transconductance g_m . Accordingly, the DC gain value and the bandwidth are relatively low compared to the gate-driven one. But it should be taken into account that, for example, active filters with low cutoff frequencies (in the range of few hertz up to few kHz) are needed in the field of medical electronics applications, due to the relatively slow electrical activity of the human body.

Current conveyor second generation CCII is active element exhibiting higher linearity, wider dynamic range and better high frequency performance compared to their voltage mode counterparts [7]. In this paper we present a multiplier based on bulk-driven current conveyor second generation CCII. The most important difference between this type of multiplier and [11],[12] and [18] is the ability of low voltage low power operation.

Our paper is organized as follows, in section 2 a brief description about BD MOST is shown, while in section 3 an implementation of CCII based on BD is illustrated. In section IV multiplier based on CCII and simulated results of the proposed circuit are described. At the end a conclusion is drawn.

2. BULK-DRIVEN CURRENT CONVEYER

From the discussions in the aforementioned section, it was discussed that bulk-driven technique has a few drawbacks. This section briefly discusses this issue. The transconductance of BD MOSFET is reduced compared with GD one.

$$g_{mb} = \frac{C_{bc}}{C_{gs}} \cdot g_m = \eta g_m \quad (1)$$

Where C_{bc} is a bulk channel capacitance, C_{gs} is the gate source capacitance and η is in range of (0.2 to 0.4). The bandwidth of BD MOSFET is reduced compared with GD one.

$$f_{Tb} \approx \frac{g_{mb}}{2\pi(C_{bs} + C_{bsub})} = \frac{\eta}{3.8} f_T \quad (2)$$

Where, C_{bs} is a bulk source capacitance, C_{bsub} is the bulk substrate capacitance. As shown, the transconductance of a bulk-driven MOSFET is substantially smaller than a conventional gate driven MOSFET. This results in lower gain and bandwidth, but better linearity and less power supply requirements.

Fig. 1 illustrates the circuit schematic of a $\pm 0.4V$ BDFC- class AB CCII. The proposed CCII consists of differential pair (M1, M2); the input signal is applied to the bulk terminal of the input transistors M1-M2, while the gate terminals of these transistors are connected to VDD , so as to provide an appropriate value for their gate-to-source voltage. The signal currents of the differential output are folded through transistors M9, M10 and converted to single ended signals with cascoded current mirror M11-M13. The second stage of OTA is created by transistors M14-M17. The X terminal current is then mirrored to the Z terminal by the action of cascoded current mirrors by transistors M18-M21; it is evident that both IX and IZ flow simultaneously towards or away from the CCII. Transistors M3-M8 and I_{bias} form the necessary voltage and current biases for the first stage of folded cascode structure. Capacitor C_c forms the compensation network.




Figure 1. Bulk-Driven Second Generation Current Conveyor

Table 1. MOSFET Sizing of BDCCII

MOSFET's	Width	Length
M1,M2	60 μ m	0.5 μ m
M3,M18	11 μ m	3 μ m
M4,M6,M7,M8,M9,M10,M12,M13	10 μ m	3 μ m
M5	4 μ m	3 μ m
M11	10 μ m	2 μ m
M14	11 μ m	3 μ m
M15,M19	11 μ m	1 μ m
M16,M20	4 μ m	10 μ m
M17,M21	52 μ m	2 μ m

3. CMOS Multiplier based on CCII

In this section, different parts of analog multiplier circuit based on current conveyors will be described and analysed. The proposed circuit is shown in figure 2. In this figure, V_{in1} and V_{in2} voltages are input signals that their product will be appeared in the output. Also, in this figure, three stages of main multiplier circuit are shown that from left to right, there are input linear (Triode) transistors, current conveyors and current subtractor. It is essential to mention that in the second stage, two same current conveyors are used.




Fig2: Proposed Analog Multiplier

3.1 Input linear transistors

First stage of proposed multiplier is consisting of two N-Channel MOSFETs which are biased in linear region. Drains of these two transistors are connected to the X terminal of each of the two current conveyors in the second stage and one of the input signals accompanying DC bias voltage is applied to their gates. Applied DC bias voltage to the gate of these two transistors is chosen according to the DC voltage of X node in current conveyor and also according to enrich the (3) relation, so these transistors will be biased in linear region.

$$V_{DS} < V_{GS} - V_{th} \tag{3}$$

If these two transistors are biased in linear region, their current amount will be obtained from (4).

$$I_{DS} = \mu_n c_{ox} \frac{W}{L} \left((V_{GS} - V_{th}) V_{DS} - \frac{1}{2} V_{DS}^2 \right) \tag{4}$$

From small signal point of view, the small signal current of these two transistor which is equal to the current of current conveyors is shown in (5) and (6).

$$i_{ds} = \mu_n c_{ox} \frac{W}{L} (v_{in1} v_{ds} - v_{th} v_{ds}) - \mu_n c_{ox} \frac{W}{L} \left(\frac{1}{2} v_{ds}^2 \right) \tag{5}$$

$$i_{ds} = \mu_n c_{ox} \frac{W}{L} (v_{in1} v_x - v_{th} v_x) - \mu_n c_{ox} \frac{W}{L} \left(\frac{1}{2} v_x^2 \right) \tag{6}$$

In (6), V_x is the input voltage of terminal X of current conveyer and its amount is equal to V_{DS} in linear transistors. Equation 4-4 has two parts that one is only consist of V_x and the other one is only consist of V_x^2 . In the first part, $V_{in1}V_x$ term presents the product of two signals in the input of current conveyors X terminal and linear transistor gates. This product can be considered as a base for producing the multiplication of the two inputs.

The second part of small signal current of these two transistor, is an extra factor that should be eliminated. The elimination of this part is done in current conveyors and current subtractor.

3.2 Current Subtractor

The last stage of proposed multiplier is a current subtractor. This circuit shown in figure3, subtract output current of CCII [17]. Size of MOSFET's in subtractor circuit reported in Table 2.




Figure 3. Current Subtractor

Table 2. MOSFET Sizing of Subtractor

MOSFETS	Width	Length
M1,M3,M5,M6	0.44 μ	0.18 μ
M2	0.39 μ	0.18 μ
M4	0.43 μ	0.18 μ

4. Simulation Result

To validate the results found in the previous sections, we simulated with HSPICE the circuit shown in Figure. 2 where the BDCCII block detailed in Fig. 1. The circuit was simulated using the TSMC 0.18 μ m CMOS process. Supply voltage was $\pm 0.4V$. Fig. 4 shows the frequency response for X terminal of BDCCII. The total power consumption of the multiplier is less than 60.8 μ W. Figure.5 illustrates the time response of multiplier. Also Table.3 shows comparison between proposed circuit with other existing works.




Figure4. Frequency response of X terminal




Figure 5. Input and output signals in time domain

Table 3. Comparison with the existing analog multiplier

	Supply Voltage (V)	Power Consumption (μ W)	THD (%) (1MHz)	Non linearity (%)	-3dB Bandwidth (MHz)	Technology (μ M)
[13]	2	55	1	5	0.2	0.35
[14]	5	930	0.65	1.2	22.1	2
[15]	± 1.5	460	3.7	1.25	19.3	0.5
[16]	3.3	240	0.76	1.15	44.9	0.35
This work	± 0.4	60.8	4	5	200	0.18

3. CONCLUSIONS

The design of a Low-Power Low-Voltage, multiplier based on BD CCII in a standard CMOS process is reported in this paper. Simulated circuit characteristics show that the proposed circuit exhibits a very good performance. The proposed circuit was simulated using the TSMC 0.18 μ m CMOS process. Supply voltage was $\pm 0.4V$. The total power consumption of the multiplier is less than 60.8 μ W.

Acknowledgments:

This work was supported by the Iran Analog Research Group (IARG) under grant number IARG-941. The authors are grateful for the assistance of Microelectronics Laboratory members for consultation support and specially Mr. Gholamreza Hadidi (Shagholam) and Sadegh Biabanifard for their contribution to design the proposed multiplier.

REFERENCES

- [1] G. Han G. and E. Sánchez-Sinencio, "CMOS transconductance multipliers: a tutorial," *IEEE Trans. Circuits Syst. II*, vol. 45, no.12, pp. 1550 – 1563, Dec. 1998.
- [2] S. Szczepanski and S.Koziel, "1.2V Low-power four-quadrant CMOS transconductance multiplier operating in saturation region," *Proc. ISCAS 2004*, vol. 1, pp.1016 - 1019, May 2004.
- [3] K. Tanno, O. Ishizuka, and Z. Tang, "Four-quadrant current-mode multiplier independent of device parameters," *IEEE Trans. Circ. Syst. – II*, vol. 47, no. 5, pp. 473-477, May 2000.
- [4] C. Chen and Z. Li, "A low-power CMOS analog multiplier," *IEEE Trans. Circ. Syst. – II*, vol. 53, no.6, pp. 100-104, Feb. 2006.
- [5] F. A. Pereira, M.C.G de Oliveira, and A.I.A. Cunha, "CMOS analog current-mode multiplier based on the advanced compact MOSFET model," *Proc. ISCAS 2005*, Vol. 2, pp. 1020-1023, May 2005.
- [6] C. Galup-Montoro, M. C. Schneider and A. I. A. Cunha, "A current based MOSFET model for integrated circuit design," Chapter 2 of *Low- Voltage/Low-Power Integrated Circuits and Systems*, pp. 7-55, edited by E. Sánchez-Sinencio and A. Andreou, IEEE Press, 1999.
- [7] A.I.A. Cunha, M.C.Schneider and C. Galup-Montoro, "An MOS Transistor Model for Analog Circuit Design," *IEEE J. Solid-State Circuits*, vol. 33, pp.1510-1519, Oct. 1998.
- [8] H. J. Oguey and D. Aebischer, "CMOS current reference without resistance," *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 1132-1135, July 1997.
- [9] E. M. Camacho-Galeano, C. Galup-Montoro, and M. C. Schneider, "A 2-nW 1.1-V self-biased current reference in CMOS technology," *IEEE Trans. Circuits Syst. II*, vol. 52, no. 2, pp. 61{65, Feb. 2005.
- [10] SMASH Circuit Simulator, Dolphin Integration, Meylan, France. Homepage: <http://www.dolphin.fr>.
- [11] Bult, Klaas, and Hans Wallinga. "A CMOS four-quadrant analog multiplier." *Solid-State Circuits, IEEE Journal of* 21.3 (1986): 430-435.
- [12] Kumar, P. Mohan. *LOW-VOLTAGE CMOS ANALOG MULTIPLIERS*. Diss. Thapar University Patiala, 2011.
- [13] Montree Kumngern, Kobchai Dejhan. *Versatile DualMode Class-AB Four-Quadrant Analog Multiplier*. *Int J Signal Process* 2005; 2 (ISSN) 1304–4494.

- [14] Koichi Tanno, Okihiko Ishizuka, Zheng Tang. Fourquadrant CMOS current-mode multiplier independent of device parameters. *IEEE Trans Circuits System II* 2000;47.
- [15] Mirko Gravati, Maurizio Valle, Giuseppe Ferri, Nicola Guerrini, Linder Reyes, A novel current-mode very low power analog CMOS four quadrant multiplier. In: *Proceedings of ESSCIRC, Grenoble, France, 0-7803- 9205 IEEE, 2005.*
- [16] Naderi, A., Mojarrad, H., Ghasemzadeh, H., Khoei, A., & Hadidi, K. (2009, May). Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed. In *EUROCON 2009, EUROCON'09. IEEE (pp. 282-287). IEEE.*
- [17] Biabanifard, S., Largani, S. M., Akbari, M., Asadi, S., & Yagoub, M. C. High performance reversed nested Miller frequency compensation. *Analog Integrated Circuits and Signal Processing*, 85(1), 223-233.
- [18] Shahsavari, S., Biabanifard, S., Largani, S. M. H., & Hashemipour, O. (2015). DCCII based frequency compensation method for three stage amplifiers. *AEU-International Journal of Electronics and Communications*, 69(1), 176-181.

Authors:

Mohammad Biabanifard was born in Tehran, Iran in 1992. He received the B.S. degree in Communication Engineering from Bonab University, Bonab, Iran in 2015. His research interests are signal processing and neural networks . His is currently with Signal processing Laboratory in Iran Analog Research Group (IARG) as a research member.



S. Mehdi Largani was born in Tonekabon, Iran in 1989. He received the B.S. degree in Control Engineering from K.N.Toosi University of Technology, Tehran, Iran in 2011 and M.S. degree in Analog Electronic from Shahid Beheshti University (National University of Iran) G.C., Tehran, Iran, in 2014. His research interests are analog and mixed mode circuit theory, integrated circuit design for Ultra-Low-Power Ultra-Low-Voltage applications. His is currently with Signal Processing Laboratory in Iran Analog Research Group (IARG), Tehran, Iran.



Ali Biabanifard was born in Tehran, Iran in 1994. His research interests are control theory and circuit design. His is currently with Microelectronics Laboratory in Iran Analog Research Group (IARG) as a research member and simultaneously is student in Quchan University of Advanced Technology (QUAT).



S.Javad Hosseini was born in Razan, Iran in 1985. His research interests are analog electronics, current mode circuits and CMOS circuit design. His is currently with Microelectronics Laboratory in Iran Analog Research Group (IARG) as consultant.

